library verilog;
use verilog.vl_types.all;
entity demodulate_2FSK_vlg_vec_tst is
end demodulate_2FSK_vlg_vec_tst;
